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 
Abstract—The controllers of single-phase grid-tied inverters 
require improvements to enable distribution generation systems 
to meet the grid codes/standards with respect to power quality 
and the fault ride through capability. In that case, the response of 
the selected synchronization technique is crucial for the 
performance of the entire grid-tied inverter. In this paper, a new 
synchronization method with good dynamics and high accuracy 
under a highly distorted voltage is proposed. This method uses a 
Multi-Harmonic Decoupling Cell (MHDC), which thus can cancel 
out the oscillations on the synchronization signals due to the 
harmonic voltage distortion while maintaining the dynamic 
response of the synchronization. Therefore, the accurate and 
dynamic response of the proposed MHDC-PLL can be beneficial 
for the performance of the whole single-phase grid-tied inverter. 
Index Terms—Harmonic distortion, inverters, phase-locked 
loops, photovoltaic systems, power system faults, power quality.     
I. INTRODUCTION 
INGLE-phase inverters are used for converting direct 
current (DC) into alternating current (AC). Several grid-
tied applications require the conversion of DC power into 
AC, such as battery storage systems, uninterruptible power 
supply systems, distributed generation (DG) units, and 
photovoltaic systems. Single-phase inverters are widely used 
as Grid Side Converters (GSC) that convert the power from 
the DC-bus and properly inject this power into the grid, with 
which the injected current has to be synchronized. In addition, 
the integration of DG energy into the power grid has to follow 
the modern grid codes [1]-[5], which require an injection of 
high quality power in the normal operation mode [1]-[6]. 
Furthermore, the Fault Ride Through (FRT) capability by the 
GSC is becoming necessary, even in small single-phase 
systems, as it is observed in recent studies in Japan [3] and the 
Italian technical rules issued in 2012 [4]. Hence, the GSC 
should achieve an accurate and fast response to inject 
synchronized grid currents of high power quality, and also 
provide voltage and frequency support immediately when a 
grid fault occurs.  
Consequently, the synchronization method and control 
 
Manuscript received July 11, 2014; revised November 18, 2014 and 
February 18, 2015; accepted April 17, 2015. Date of current version April 30, 
2015. This work was supported by the Research Promotion Foundation (RPF, 
Cyprus, Project KOINA/SOLAR-ERA.NET/0114/02), by Energinet.dk 
(ForskEL, Denmark) and the SOLAR-ERA.NET (European Union’s Seventh 
Framework Programme). 
L. Hadjidemetriou and E. Kyriakides are with the KIOS Research Center 
for Intelligent Systems and Networks and the Department of Electrical and 
Computer Engineering, University of Cyprus, 1678 Nicosia, Cyprus (e-mail: 
hadjidemetriou.lenos@ucy.ac.cy; kyriakides@ieee.org). 
Y. Yang and F. Blaabjerg is with the Department of Energy Technology, 
Aalborg University, DK-9220 Aalborg, Denmark (e-mail: yoy@et.aau.dk; 
fbl@et.aau.dk). 
techniques for single-phase GSCs should be enhanced to meet 
these stringent but essential demands. A typical single-stage 
single-phase inverter is shown in Fig. 1. For this system, the 
control of the GSC is based on the PQ controller which 
generates the reference currents, and the current controller 
which holds the responsibility for an appropriate current 
injection as described in [5], [7]-[12]. The PQ controller can 
be implemented in the stationary or synchronous reference 
frame as a closed-loop or an open-loop controller. Thus, a 
Proportional-Resonant (PR) controller in the stationary 
reference frame or a Proportional-Integral (PI) controller in 
the synchronous reference frame can be adopted as the current 
controller. Since the injected current has to be synchronized 
with the grid voltage, the response of both controllers will be 
affected by the performance of the synchronization method. 
Among a large number of reported synchronization 
techniques, Phase-Locked Loop (PLL) algorithms have 
become the most widely used solutions. Hence, PLL based 
synchronization methods in single-phase PV systems require 
further improvement as depicted in [13]-[15] to ensure a 
proper operation of the PV systems as aforementioned.  
With respect to the PLL synchronization, a common PLL 
based technique to estimate the phase angle (θ) of the grid 
voltage (vs) in single-phase systems is enabled by generating a 
quadrature voltage vector in the stationary reference frame 
(vαβ). Then, this vector is transformed into the synchronous 
reference frame (vdq), where a simple PI controller regulates 
the voltage vq to zero and therefore the phase angle is 
extracted [15]-[16]. In each PLL technique, a different 
Quadrature Signal Generator (QSG) is used to generate the 
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Fig. 1.  Control structure of a single-phase grid-tied inverter. 
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vector vαβ. A straightforward T/4 delay transport technique is 
used in [5], [15]-[16] as a QSG, where T is the fundamental 
period of the grid voltage. Inaccuracy in the case of low or 
high order harmonics is the main drawback of this PLL system 
due to the lack of filtering. In contrast, the Inverse Park 
Transform (IPT) based PLL method [16]-[17] can filter high 
frequency harmonics. Moreover, some interesting techniques 
based on adaptive filtering and generalized integrators, such as 
the enhanced PLL and a Second Order Generalized Integrator 
(SOGI) based PLL are presented in [15]-[16], [18]-[20], which 
present similar filtering response with the IPT-PLL, where, 
however, the low frequency harmonics are not eliminated. 
Finally, [21] present a Hilbert based PLL technique.  The 
harmonics effect is eliminated by this method, but 
unfortunately, it has practical implementation problems in the 
case of a real-time application with time-dependent signals.  
More advanced PLL techniques have been presented in the 
recent literature, which enable the robustness of the 
synchronization against low-order harmonics. Those 
techniques are based on adaptive or notch filters [22]-[23], or 
applied repetitive and multi resonant controllers on the PLL 
and/or the current controller [24]-[25] of the PV system. 
Although these techniques achieve to overcome the harmonics 
effect, the dynamic response of the synchronization is slightly 
affected. Therefore, the harmonic robustness comes at the 
expense of performance deceleration of the PV system, which 
is undesired, especially in the case of grid faults.     
In light of the above issues, this paper presents a novel 
PLL-based synchronization method, which can achieve 
accurate and dynamic synchronization performance under 
several grid voltage disturbances and also when the 
distribution grid contains both low- and high-order harmonics. 
The QSG of the proposed method is presented in Section II.A 
and it is based on a combination of an IPT and a T/4 delay 
transportation to attenuate the high-order harmonics. Then, a 
new Multi-Harmonic Decoupling Cell (MHDC) is proposed in 
Section II.B, which is designed in multiple synchronous 
reference frames to dynamically cancel out the oscillations 
due to low-order harmonics of the grid voltage. A thorough 
theoretical analysis of the proposed MHDC has been 
performed in Section II.C, proving its immunity to low-order 
harmonics while maintaining fast dynamics. The designed 
MHDC has a recursive filtering characteristic with a fast 
dynamic response similar to the decoupling networks 
presented in [26]-[30] for three-phase systems and thus, the 
proposed MHDC-PLL, as presented in Section II.D, can 
enable a fast cancellation of both low- and high-order 
harmonic oscillations. The accurate and dynamic response of 
the proposed MHDC-PLL has been verified through 
simulation and experiments in Section III. The performance of 
the proposed synchronization has been tested under several 
grid conditions and under several grid disturbances. The 
proposed MHDC-PLL is an ideal synchronization method for 
grid-tied inverter applications due to the high immunity 
against voltage harmonic distortion and the fast dynamic 
response under grid disturbances. 
II. PROPOSED SYNCHRONIZATION METHOD 
The proposed synchronization is based on three modules: 
the QSG, the MHDC and the dq-PLL algorithm. The QSG 
generates the quadrature voltage vector (vαβ) and filters the 
high-order harmonics of the voltage. The MHDC module 
achieves the fast and accurate decoupling of the fundamental 
voltage vector from the oscillations caused by the low-order 
harmonics. Finally, the almost harmonic-free voltage signal is 
used by the dq-PLL technique to extract the voltage phase.  
A. Quadrature Signal Generator (QSG) 
The QSG used in the proposed synchronization is a 
combination of an IPT [5], [16]-[17], which can be considered 
as a band pass filter, and a T/4 delay transportation [15]-[16] 
as it is shown in Fig. 2. The voltage (vα) is produced by using 
one forward and one inverse Park transformation and two 
first-order Low Pass Filters (LPFs), as shown in Fig. 2. The 
forward and inverse Park transformation can be achieved by 
setting the n-m equal to +1 and -1 respectively in (1) and the 
transfer function of the LPFs is presented in (2). 
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ω΄ is the estimated frequency by the PLL and 𝜔𝑓1 is the cut-
off frequency of the LPF. In order to derive the transfer 
function of the IPT, it is necessary to express (1) in terms of 
the Euler formula as shown below. 
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 (3) 
Now, by using the Laplace property for frequency shifting 
(𝑒𝑎𝑡 = 𝐹(𝑠 − 𝑎)), the voltage vectors vdq and vαβ΄ can be 
expressed in the complex-frequency domain as shown in (4) 
and (5), respectively.  
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 (5) 
The transfer functions va΄/vs and vβ΄/vs can be derived as 
shown in (6) and (7) respectively, by substituting (4) into (2) 
and then (2) into (5). 
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Fig. 2.  The structure of the quadrature signal generator (QSG) that is used in 
the proposed MHDC-PLL. 
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The second-order transfer functions of (6) and (7) represent 
a band-pass and a low-pass filter respectively. Therefore, for 
optimally damped second-order filters, the factor k is set to √2 
and therefore, 𝜔𝑓1 is set to 2π∙𝑓𝑁∙√2 rad/s since ω΄ represents 
the estimation of the operating angular frequency of the grid 
(normally at 2π∙𝑓𝑁 rad/s). fN is the nominal system frequency 
(50 or 60 Hz). The transfer function in (6) is actually a second-
order band pass filter, which attenuates the zero-frequency 
(DC offset) and the high-order frequency harmonics without 
affecting the amplitude and phase angle of the fundamental 
voltage at the nominal frequency, as it can be observed by the 
Bode diagram shown in Fig. 4 of section II.C. The generated 
voltage vβ΄ is a 90
o
-shifted voltage with respect to the 
measured voltage vs according to (7), but vα΄ and vβ΄ present 
different harmonic attenuation to the grid voltage due to the 
different filtering capability of (6) and (7).  
Distinguished from the IPT-PLL, the use of vβ΄ is avoided in 
the proposed PLL, since the different harmonic filtering 
effects of vα΄ and vβ΄ require a more complicated design for the 
MHDC. Instead, in the proposed QSG, the generation of the 
quadrature signal vαβ is obtained by the T/4 delay 
transportation of the filtered vα΄ as shown in Fig. 2, which 
makes the voltages vα and vβ to present identical low order 
harmonic distortions. Therefore, the transfer function of the 
proposed QSG is given by considering that vα=vα΄ and vβ=-jvα΄ 
in (6). 
B. Multi Harmonic Decoupling Cell (MHDC) 
The voltage vector vαβ =[vα vβ]
T
 is free of any zero or high 
frequency oscillations due to the QSG. The QSG acts as a 
second-order low-pass filter, but the low-order harmonics 
remain in the in-quadrature voltages. In order to cancel out the 
oscillations caused by the low-order harmonic through the 
proposed MHDC, a comprehensive analysis of the in-
quadrature voltages is conducted as following. Since the vβ is 
T/4 delayed from vα, the vαβ can be expressed as a summation 
of the fundamental component (n=1) and the low-order odd 
harmonics (n=3, 5, 7, 9, ...), 
1
1
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 (8) 
where V
n
 and θn represent the amplitude and the initial phase 
angle respectively of the corresponding voltage component.  
The voltage vector of (8) can be rewritten as shown in (9), 
where the summation of the harmonics can be divided into 
two groups according to the harmonic-order (i.e., 4l-1 and 
4l+1 with l being 1, 2, 3, …). 
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Using basic trigonometric identities, (9) can be expressed as 
(10), where it is clear that the sign of the angular speed of each 
component depends on the harmonic order (i.e., 4l ± 1). 
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Therefore, the voltage vector vαβ can be expressed by (11), 
in which sgn(n) defines the speed direction of each harmonic 
component. 
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The voltage vector vαβ can then be translated into any n
th 
synchronous reference frame (dq
nsgn(n)
-frame) with a rotating 
speed equal to n
.
sgn(n)
.ω, where ω is the fundamental angular 
frequency. The voltage vector expressed to the dq
nsgn(n)
-frame 
(v
dq
n∙sgn(n)) can be calculated by multiplying the vαβ with the 
transformation matrix [T
dq
n∙sgn(n)] of (1) as shown in (12). The 
voltage vector v
dq
n∙sgn(n)  in (12) contains an oscillation-free 
V
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 term, which is actually the voltage component V n 
rotating at the corresponding synchronous sgn(n)
.
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To enable the design of the proposed MHDC, the voltage 
vector should be expressed in all reference frames of the 
existing frequency components. Since the QSG has eliminated 
the effect of high frequency harmonics (as it behaves like a 
second-order low-pass filter), the proposed method only deals 
with the effect of the four most significant low-order 
harmonics. Therefore, the voltage vector should be expressed 
in the fundamental (+1) and the most significant harmonics 
(+3, +5, +7, +9) reference frames as shown in (13), where Z 
represents a 2x2 zero matrix.  
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Now, the estimation of the oscillation-free terms of each 
harmonic component V
dq
n∙sgn(n)
  𝑛
 is achieved, by subtracting all 
the oscillation terms [T
dq
n∙sgn(n)-m∙sgn(m)] Vdqm∙sgn(m)
 m
 from each 
voltage vector vdq
n
 as shown in (14). A LPF [F(s)] (as defined 
in (16)) is then used to eliminate any remaining oscillations. 
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Finally, (14) can be rewritten as (15), which is the main 
equation of the proposed MHDC.  
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where  
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The design parameter ωf2 is defined in Section II.C as a 
result of the theoretical analysis of the MHDC. The block 
diagram of the proposed MHDC is represented in Fig. 3. The 
multiple uses of (15) as a cross-feedback network in the 
MHDC (once for fundamental and each harmonic component) 
can eliminate the cross-coupling effects and can achieve an 
generation of the oscillation-free signal Vdq
*+1
, which then can 
be used for an accurate synchronization. 
C. Theoretical Analysis of the Proposed MHDC 
Αn extensive theoretical analysis is required to define the 
transfer function, the expected response, and the optimal 
design parameters of the proposed MHDC. The estimated 
vector V
dq
+1
∗+1
 is considered as the output of the MHDC and can 
be fed into any conventional PLL to accurately estimate the 
phase angle of the fundamental voltage. Therefore, according 
to (15) and the block diagram of the MHDC as presented in 
Fig. 3, V
dq
+1
∗+1
 can be expressed as, 
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An expansion of (17) considering the odd harmonics up to 
order nine is given by, 
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 (18) 
For expressing the last three terms in each parenthesis of 
(18) in terms of V 
dq
+1
∗+1
, three or more filters [F(s)] are required 
due to the recursive character of the MHDC. Thus, due to their 
slower dynamics, these terms can be ignored for simplicity in 
the further analysis. Moreover, for a better observation of the 
MHDC response, the fundamental term V
dq
+1
 ∗(+1)
 should be 
expressed in the equivalent stationary reference frame (αβ-
frame) as Vαβ
 ∗+1 by multiplying both sides of (18) with  T
dq
-1. 
Then, the remaining terms in the parenthesis can be expressed 
in terms of Vαβ
 ∗+1 and vαβ by using the Park’s transformation of 
(1). Therefore, (18) can be expressed as shown below. 
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 (19) 
Now, the transfer function of T
dq
-h ∙ [𝐹(𝑠)] ∙ Tdq+h, where h 
is the corresponding harmonic order, can be defined in the 
QSG
va
Delay
T/4
vβ
Inverse 
Park 
Transformation
vαβ
vs
MHDC-PLL
Multi-Harmonic 
Decoupling Cell (MHDC)
Multiple use of equation (15)
 ( )F s
vd΄=|Vs
+1|
PI +
+
ωnom
Δω   ω΄ θ΄ vq΄
dq-PLL
1
s
θ΄ 
1
* 1
dq
V 

sgn( )
*( )
m m
m
dq
V

1
* 1
dq
V 

1
* 1
dq
V 


 
sgn( ) sgn( )
sgn( ) sgn( ) sgn( )
* ( )
*( )
[ ( )]n n n n
n n m m m m
n
aβdq dq
m
dq dq
m n
V F s T v
T V
 
   

 

  


1
2π
f
mod2π
 ( )F s
Fundamental
Low-order Harmonics
  
Fig. 3.  Block diagram of the proposed MHDC-PLL. 
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complex-frequency domain as shown in (20), by using a 
lengthy mathematical analysis (similar to the one presented in 
Section II.A). This analysis is based on the Park’s 
Transformations in terms of the Euler formula as defined in 
(3), on the Laplace property for frequency shifting (𝑒𝑎𝑡 =
𝐹(𝑠 − 𝑎)), and on the fact that vb=-j
.
va as shown in Section 
II.A. Therefore, the analysis concludes into the complex first-
order transfer function: 
2
2
2
2
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h h
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f
h dq dq
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f
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 (20) 
Thus, substituting 𝑇𝐹𝑇ℎ = Tdq-h
∙ [𝐹(𝑠)] ∙ T
dq
+h of (20) into 
(19) yields, 
  * (1) * (1)3 5 7 9 1αβ αβ αβ αβV v TFT TFT TFT TFT v TFT V            
 (21) 
Finally, the transfer function of the MHDC can be derived 
as, 
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    
 (22) 
If the corresponding TFTh terms of (22) are substituted 
according to (20), then the eleventh-order complex transfer 
function of the proposed MHDC can be extracted. The vαβ 
consists of the input voltage vector of the MHDC (as is 
calculated from the QSG) and V αβ
*(+1)
=T
dq
-1V 
dq
+1
∗(+1)
 is the 
equivalent output of the MHDC expressed in the stationary 
reference frame.  
For developing the proposed MHDC-PLL, the QSG 
proposed in Section II.A will be connected in series with the 
proposed MHDC in order to dynamically extract the 
fundamental component of the grid voltage as shown in Fig. 3 
and then a simple PLL algorithm will be used in order to 
extract the phase angle. Thus, the transfer function of QSG in 
series with the MHDC can be defined as the multiplication of 
the transfer function of (6) and (22): 
*(1) *(1)*(1) *(1)
,
β β βα α α
s s α s s β
V v VV v V
v v v v v v
     
                    
 (23) 
Therefore, in order to investigate the response of the 
proposed PLL and also to design the parameter ωf2 of the 
proposed MHDC, the Bode diagrams in terms of voltage va of 
the QSG, the proposed MHDC, and the series combination of 
the two are presented in Fig. 4. The results for vβ are similar 
with a 90
o
-delay on the output signal. The results of Fig. 4 
verify that the proposed MHDC according to (22) does not 
affect the dynamic estimation of the amplitude and the phase 
angle of the fundamental voltage component at 50 Hz. 
Furthermore, the MHDC can effectively eliminate the low-
order harmonic components considered in the decoupling 
network, but it cannot affect the high order harmonics. The 
third and seventh harmonics are presented as negative 
frequency harmonics in the Bode diagram according to the 
construction of the voltage vector vαβ as explained in Section 
II.B. The Bode diagram regarding the QSG is actually a band 
pass second-order filter according to (6) as mentioned in 
Section II.A, which can eliminate the effect of the zero- and 
high-order harmonics. The series combination of the proposed 
QSG and MHDC (QSG+MHDC) represent the response of the 
proposed PLL according to (23). As it can be observed in the 
Bode diagram, the QSG+MHDC inherits the benefits of both 
units and therefore, the desired accurate response can be 
achieved since the low-order harmonics are completely 
eliminated by the MHDC and the zero- and high-order 
harmonics are minimized by the QSG. Furthermore, a 
dynamic response can be guaranteed since the MHDC 
decouples the effect of the low-order harmonics without 
affecting the dynamics of the estimation.  
The design parameter ωf2 can affect the quality factor of the 
filter, the oscillation damping, and the time performance of the 
proposed MHDC. Therefore, an investigation through 
simulation results shows that a reasonable trade-off can be 
achieved by setting 𝜔𝑓2 = 𝜔𝑛 3⁄ .where ωn is the nominal 
angular frequency of the grid at 2π∙50 rad/s. For ωf 2 <𝜔΄ 3⁄  
the response of the MHDC can present some unwanted 
oscillations and for ωf 2 >𝜔΄ 3⁄  the response of the MHDC is 
overdamped.   
The step response regarding the estimation of the input 
voltage according to QSG + MHDC of the proposed PLL is 
presented in Fig. 5. The response of QSG+MHDC is presented 
in Fig. 5(a) for a step sinusoidal input in the fundamental 
frequency. The results verify the fast dynamic response of the 
proposed PLL since the input voltage is estimated with a 
settling time less than 0.014 s. Fig. 5(b) presents the step 
response for a sinusoidal step input with a 5% amplitude in the 
frequency of the fifth harmonic. The results show an 
immediate and complete elimination of the harmonic. 
D. PLL Algorithm Designed in the Synchronous Reference 
Frame (dq-PLL) 
The produced voltage vector V
dq
+1
 *+1
 by the MHDC is free of 
any harmonic oscillations as discussed in Section II.C and can 
be considered as a good approximation of the fundamental 
 
Fig. 4.  Bode diagram of the proposed QSG, MHDC, and the series  
combination of the two. 
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component of the grid voltage expressed in the dq
+1
-frame as 
shown below, 
 1 1 1* 1 1 1
1 1 1
1 1 1
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 (24) 
where θ΄ is the estimated phase angle by the proposed PLL 
and θ is the real phase angle of the fundamental component of 
the grid voltage. Since the error Δθ=θ-θ΄ is very small in 
steady state, then V
q+1
 *+1
 can be assumed as a linearized 
approximation of Δθ as shown in (24).   
Therefore, the estimated V
d
+1
 *+1
 represents the amplitude of 
the grid voltage and the V
q+1
 *+1
 can be considered by a simple 
PLL algorithm, such as the dq-PLL, in order to lock the phase 
angle of the grid voltage as shown in Fig. 3. The structure of 
the dq-PLL is presented in Fig. 3, where a PI controller is used 
in the synchronous reference frame to extract the phase angle 
of the fundamental voltage. The tuning process of such a PLL 
is based on the linearized small signal analysis of the PLL as 
presented in [5], [26]-[30]. In the case that the transfer 
function of the PI controller is given by Kp+1/(Ti
.
s), the 
closed-loop transfer function of the PLL can be simplified to 
the second order transfer function of (25) when the PLL is 
designed for a per unit voltage. The tuning parameters kp and 
Ti can be calculated according to (26), where ζ should be set to 
1 √2⁄  for an optimally damped PLL response and the Settling 
Time (ST) for the MHDC-PLL has been set to 100 ms. 
2
1
1
p
i
p
i
k s
Tθ΄
θ s k s
T
 

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 (25) 
where 
9.2
pk
ST
  and 2 20.047iT ζ ST    (26) 
To sum up, the proposed MHDC-PLL consists of three 
main modules: the proposed QSG in Section II.A, the MHDC 
as proposed in Section II.B, and the PLL algorithm of Section 
II.D. The structure of the new MHDC-PLL with all the 
modules is presented in Fig. 3 and the designed parameters for 
the MHDC-PLL are presented in Table I. The proposed 
synchronization technique can achieve an accurate and 
dynamic response under distorted voltage and under any grid 
disturbances as demonstrated in Section III. The accuracy and 
the fast performance of the proposed PLL can potentially 
affect the response of the GSC controller and as a result, the 
performance of the whole grid-tied inverter in terms of power 
quality and in terms of fast FRT operations.  
III. SIMULATION AND EXPERIMENTAL RESULTS 
The performance of the proposed PLL requires verification 
through simulation and experimental results. Therefore, an 
experimental setup and an identical simulation model (in 
MATLAB/Simulink) have been implemented according to the 
structure of the single-phase grid-tied inverter as presented in 
Fig. 1. All the parameters of the implemented experimental 
setup are listed in Table I. The proposed synchronization 
method claims an outstanding performance in terms of 
accuracy under harmonic distorted grid voltage. Therefore, the 
proper response of the MHDC-PLL should be tested under 
harmonic distorted voltage and under other several grid 
voltage disturbances, such as phase jump, voltage sag, and 
frequency variation.  
The simulation results for the response of the two PLLs 
(SOGI-PLL [15]-[16] and proposed MHDC-PLL with the 
same tuning parameters according to Table I) are presented in 
Fig. 6 under several voltage conditions. The voltage at the 
beginning of the simulation is purely sinusoidal. A significant 
low-order voltage harmonic distortion (THDV=2.93%) is 
injected by the grid at 𝑡 = 0.3 s with |V5|=2% and |V7|=2% 
relative to the fundamental and 0.75% of high-order 
harmonics. It is clearly observed in Fig. 6 that, for low-order 
harmonic distorted voltage (t > 0.3 s) the SOGI-PLL presents 
significant oscillations due to the harmonics effect, while the 
proposed MHDC-PLL achieves a very accurate response and 
is robust against harmonics due to the multi-frequency notch 
filtering character of the MHDC on the selected harmonics (as 
presented in Fig. 4). The PLLs are also tested under several 
voltage disturbances. For example, the MHDC-PLL presents a 
very accurate and dynamic response when subjected under the 
following sequence of events: a -30
o
 phase change at 0.4 s, a 
25% voltage sag at 0.6 s, and a 0.8 Hz frequency step at 0.8 s, 
despite the voltage harmonic distortion. A higher overshoot on 
the synchronization signals is presented by the proposed PLL 
due to the fast dynamic response of the MHDC regarding the 
fundamental frequency voltage component. Some very small 
but negligible oscillations on the proposed PLL are presented 
 
Fig. 5.  The step response of the series combination of the QSG and the 
MHDC.  
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TABLE I 
PARAMETERS FOR THE EXPERIMENTAL SETUP 
Nominal conditions VN=230 Vrms, fN=50 Hz, SN=1 kVA, VPV=400 V 
Sampling and PWM fSAMPLING = fPWM =10 kHz 
Design guidelines for 
the MHDC-PLL  
kP=92, TI=0.000235 
ωf1=2𝜋50√2 rad/s, ωf2=2𝜋50/3 rad/s 
LCL filter  Lif =3.6 mH, Cf = 2.35 μF, Lgf = 4 mH 
Hardware in the loop  DS1103 dSPACE 
DC Source Delta Elektronika SM 600-10 
AC Source California Instrument MX-30 
Inverter Semikron SEMITeach (B6CI) 
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for 𝑡 > 0.8 s due to the imperfect response of the T/4 delay 
component used in QSG under frequencies which are different 
from the nominal one.  
The robust performance of the proposed PLL is also 
validated according to the experimental results of Fig. 7. The 
experimental synchronization signals are depicted in the 
channels 1-4 of the oscilloscope by using the Digital to 
Analogue Converter (DAC) of the dSPACE board. The 
monitoring signals θ΄, f΄, vq΄ and vd΄ of Fig. 7 represent the 
synchronization signals that are estimated by the two PLLs. 
The responses of the SOGI-PLL (left side) and the proposed 
MHDC-PLL (right side) are presented in Fig. 7 under several 
grid conditions: (a) under normal operating conditions, (b) 
when a harmonic distortion (|V5|=2% and |V7|=2% relative to 
the fundamental and 0.12% of high-order harmonics) is 
applied on the grid voltage, (c) under a 25% voltage sag, (d) 
under a -30
o
 phase jump, and (e) under a -0.8Hz frequency 
step change. The proposed PLL presents immunity against 
harmonic distortion according to Fig. 7(b). Moreover, the 
MHDC-PLL presents equivalent dynamic response compared 
to the SOGI-PLL under several grid disturbances (without any 
harmonic distortion) as shown in Fig. 7(c)-(e). Therefore, the 
harmonic robustness and a fast dynamic response is achieved 
by the proposed synchronization method. The only 
disadvantage of the proposed PLL is demonstrated in Fig. 
7(e), where the MHDC-PLL presents some small oscillation 
on the synchronization signals under a non-nominal frequency 
due to the imperfect response of the discrete implemented T/4 
delay component. It should be noted that these oscillations can 
be minimized by rounding the number of samples considered 
in the T/4 delay component to the nearest integer or can be 
completely eliminated by using a variable sampling rate (if 
this is not restricted by the rest of the control algorithm of the 
GSC) similar to the methods described in [31]. Furthermore, 
the oscillations under non-nominal frequency can completely 
be eliminated if the T/4 delay component is developed 
 
Fig. 6.  Simulation results for the response of SOGI-PLL and the proposed 
MHDC-PLL under harmonic distorted voltage and phase step change, 
voltage sag, and frequency step change. 
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Fig. 7.  Experimental results for the synchronization response of the SOGI-
PLL (left hand side) and of the MHDC-PLL (right hand side). The 
performance of PLLs are presented (a) under normal grid conditions, (b) 
when harmonic distortion is applied on grid voltage, (c) under a voltage 
sag, (d) under a phase jump and (e) under a frequency step change. 
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according to the fractional-order delay method of [32]. It is to 
be noted that the disturbances during the experimental tests 
were manually recreated by a programmable AC source. 
Therefore, the same disturbance was recreated for each PLL as 
shown in Fig. 7, but the moment of fault was not a 
controllable variable and thus, the voltage phase at the instant 
of fault (and the initial disturbance) is different for each PLL.  
 To further verify the performance of the proposed PLL in 
terms of a high harmonic immunity, the proposed PLL needs 
to be tested under the worst-case harmonic distortion. 
Therefore, the simulation results in Fig. 8 demonstrate the 
responses of SOGI-PLL and MHDC-PLL under several 
harmonic distorted grid voltages. For t
 
< 0.3 s, the grid voltage 
is a purely sinusoidal voltage (with a voltage THDv equal to 
0.75% due to high order harmonics). For 0.3 s< t
 
< 0.4 s, the 
voltage harmonic distortion includes only 3
rd
, 5
th
, 7
th
 and 9
th
 
harmonics (|V3|=5%, |V5|=6%, |V7|=5%, |V9|=1.5% relative to 
the fundamental and the same high-order harmonics). For t
 
> 
0.4 s, the harmonic distortion of the grid voltage is according 
to the worst-case scenario as defined by the Standard 
EN50160 [6] (|V3|=5%, |V5|=6%, |V7|=5%, |V9|=1.5%, 
|V11|=3.5%, |V13|=3%, |V15|=0.5%, |V17|=2, |V19|=1.5%, 
|V21|=0.5%, |V23|=1.5%, |V25|=1.5% relative to the fundamental 
and including multiple zero-crossings). The results of Fig. 8 
show that when the harmonic components are considered in 
the decoupling network, then the proposed PLL achieves an 
accurate response. However, under the worst-case harmonic 
distortion some small oscillations are present on the phase 
angle estimation of the MHDC-PLL due to harmonics that are 
not considered by the MHDC and are not completely 
eliminated by the QSG of the proposed PLL. Nevertheless, the 
estimation error of the proposed PLL is significantly 
minimized to 0.3
o
 compared with the 3.5
o
 of the SOGI-PLL 
and is within the acceptable accuracy. The proposed PLL can 
enhance its accuracy if the proposed decoupling network 
(MHDC) is expanded in order to consider the 11
th
 and 13
th
 
harmonic orders too. In such a case, the phase estimation error 
can be minimized to 0.07
o
 under the worst case harmonic 
distortion. Furthermore, the performance of the two PLLs 
under the worst-case voltage sag is also presented in Fig. 8, 
where a 90% voltage sag occurs at t=0.5 s. Both 
synchronization methods present a similar dynamic 
performance since they require the same settling time for 
tracking the phase angle of the grid voltage under the worst-
case voltage sag.  
Therefore, the proposed MHDC-PLL presents an accurate 
and fast response under any grid disturbances with immunity 
against harmonics distortion. This outstanding response of the 
synchronization method can be beneficial for single-phase 
grid-tied inverter systems since an accurate synchronization 
can enhance its dynamic response under normal and FRT 
operation, and can improve the power quality of the injected 
current to the grid as has been shown in [30]. 
IV. CONCLUSIONS 
This paper has proposed a novel single-phase MHDC-PLL, 
which can achieve a fast and accurate synchronization under a 
distorted grid voltage. The estimation accuracy of the 
synchronization signals is enabled by the proposed MHDC, 
which can cancel out the oscillations induced by low-order 
harmonics, but without affecting the transient response of the 
PLL. Simulation and experimental results have verified the 
accurate and dynamic response of the proposed PLL under 
highly distorted grid voltages and under several grid 
disturbances (e.g., voltage sag, phase jump). The only 
disadvantages of the proposed PLL are the small oscillation on 
the synchronization signals under non-nominal frequency, 
which can be overcome using an advanced fractional-order 
delay method, and the increased implementation complexity. 
Thus, the dynamic response and the immunity against voltage 
harmonic distortion of the proposed synchronization method 
can beneficially affect the performance of grid-tied inverters, 
especially in terms of power quality improvement. 
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